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We demonstrate low-voltage, solution-processed organic transistors on rough plastic substrates with a carrier mobility over 0.2 cm 2 / V s, a turn-on voltage of near 0 V, and a record low subthreshold slope of ϳ80 mV/ decade in ambient conditions. These exceptional characteristics are attributed to ͑1͒ a device stacking architecture with a conducting polymeric gate and a double layered dielectric composed of low-temperature cross-linked poly͑4-vinylphenol͒, ͑2͒ a low interface trap density achieved by modifying the dielectric surface with a phenyl-terminated self-assembled monolayer from 4-phenylbutyltrichlorosilane, and ͑3͒ controlled crystallization of a small-molecule organic semiconductor film with favorable charge transport microstructure and a low bulk trap density as deposited by an optimized solution-shearing process. The device performance under different operating voltages was also examined and discussed. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3133902͔
There have been increasing research activities involving solution-processed organic field-effect transistors ͑SPOFETs͒ due to their promise in large-area electronics fabricated on flexible substrates using low-cost unconventional means, such as low-/room-temperature printing and roll-to-roll processing.
1 Pioneering works on flexible, solution-processed organic transistors in the past decade have demonstrated many intriguing applications, including all-polymer integrated circuits, 2,3 flexible smart pixels, 3,4 plastic sensors, 5 rollable displays, [6] [7] [8] and radio-frequency identification tags. [9] [10] [11] As compared to their counterparts on rigid substrates, flexible SPOFETs usually exhibit lower performance, typically, with charge carrier mobility on the order of 0.01 cm 2 / V s and the subthreshold slope either exceeded 1 V/decade or not reported 1-7 although it is a critical parameter in determining the device switching speed. More recently, flexible SPOFETs with a high mobility over 0.1 cm 2 / V s ͑Refs. 8-15͒ or a rarely low subthreshold slope down to 100 mV/decade ͑Ref. 14͒ have been demonstrated. However, obstacles still exist in achieving both specifications simultaneously, 16 especially for flexible SPOFETs based on common polymeric dielectrics such as photoresist, 2 polyimide, 4, 17 poly͑vinyl alcohol͒, 18 poly͑methylmethacrylate͒, 15, 19 spin-on silsesquioxane glasses, 6, 20 and poly͑4-vinylphenol͒ ͑PVP͒. 3, 7, 10, 11, 13 Indeed, polymeric dielectrics are favorable in flexible electronics due to their simplicity, low cost, solution processability, and their match of thermal expansion coefficient with plastic substrates. It is therefore crucial to improve both the mobility and subthreshold slope simultaneously for flexible SPOFETs with polymeric dielectrics.
In this letter, we address the above issue through a combination of the device architecture design, solution processing optimization, 21 organic semiconductor/polymeric dielectric development, 22 and their interface engineering. The device structure and a photograph of our flexible SPOFETs are shown in Figs. 1͑a͒ and 1͑b͒ , respectively. For this work, a transparent indium tin oxide ͑ITO͒ coated polyethylene terephthalate ͑PET, 175 m͒ was selected as the device substrate from its prevalent use in organic lightemitting diodes ͑OLED͒, thus providing the possibility for integration of OFETs and OLEDs for flexible displays. After brief treatment in an oxygen plasma, the ITO/PET substrate was coated with a conducting polymer, poly͑3,4-ethylenedioxythiophene͒ poly͑styrenesulfonate͒ ͑PEDOT-:PSS͒ ͑Agfa-Gevaert͒, as the gate electrode via spin coating and cured at 100°C for 1 h, yielding a 30-50 nm film with a͒ Electronic mail: nishiy@stanford.edu. surface roughness ͑rms͒ reduced from 3.5-9.8 to ϳ2-3 nm. The subsequent dielectric is a recently developed lowtemperature cross-linkable PVP matrix with high stability in ambient air ͓see Fig. 1͑a͔͒ . 22 Ethylenediaminetetraacetic dianhydride ͑EAD͒ ͑Sigma-Aldrich͒ is used as the cross linker here. Due to the original rough substrate surface and sporadic spikes, we used a bilayer of PVP-EAD to reduce gate leakage induced by through pinholes. The first layer of insulating film was deposited by spin coating from 105 mg/ml solution of PVP:EAD ͑20:1͒ in propylene glycol monomethyl ether acetate:N , N-dimethylformide ͑3:1͒ at 7 krpm and cured in a vacuum oven at 90-100°C for 2 h to promote the crosslinking reaction. The second layer was spin coated from a lower concentration of PVP:EAD solution of 63 mg/ml, to better tune the surface morphology and eliminate pinholes in the dielectric. Since phenyl-terminated self-assembled monolayers ͑SAMs͒ have been recently found advantageous in SPOFETs due to their decent tradeoff between wettability and surface energy, 21 here, we applied 4-phenylbutyltrichlorosilane ͑PBTS͒ to modify the PVP-EAD dielectric surface, resulting in a high water contact angle of ϳ86°while still maintaining excellent wettability for organic semiconductor solutions.
As shown in Fig. 1͑c͒ , our bilayer PVP-EAD dielectric of ϳ180 nm possesses apparent single-layer morphology without distinguishable traces in between or on the top surface, as revealed by scanning electron microscopy ͑SEM͒ ͑FEI XL30 Sirion͒. The device yield based on this bilayer PVP-EAD was 50%-60% higher than that of single layer dielectric. Typical surface roughness values of the bilayer PVP-EAD dielectric are ϳ0.8-1.3 nm ͑rms͒.
Our previous studies have demonstrated high performance SPOFETs on silicon substrate based on trimethyl-͓2,5Ј5Ј ,2Љ ,5Љ ,2Љ,͔quarter-thiophen-5-yl-silane ͑4T-TMS͒ as the semicondutor ͓see Fig. 1͑a͔͒ using a recently developed solution-shearing process. 21, 23, 24 In this work, the semiconductor film was deposited directly on the PBTS-modified flexible substrate from a 5 mg/ml 4T-TMS solution in chlorobenzene via optimized solution-shearing conditions 21 at 80°C and a shearing speed of 0.10 mm/s, followed by curing in a vacuum oven at 70°C overnight. The flexible 4T-TMS SPOFETs shown in Fig. 1͑a͒ were completed by thermally evaporating 40 nm gold source and drain electrodes through a shadow mask. To overcome the low thermal conductivity issue of plastic substrates, we heated them in an oven instead of on a hotplate to ensure they reach the desirable temperature during the shearing deposition. Large crystalline domains with an elongated shape along the shearing direction and widths up to several hundred micrometers can be clearly identified from the birefringence observed under a cross-polarized optical microscope ͓see Fig. 2 inset͔. To gain a better understanding of the film microstructure, we performed out-of-plane x-ray diffraction ͑XRD͒ measurements of solution-sheared 4T-TMS thin films, which exhibited distinct diffraction peaks even to the sixth order ͓see Fig. 2͔ , manifesting a long-range, highly ordered -stacking within the large crystalline domains. The sharp primary peak at 2 = 4.37°corresponds to a d spacing of 20.20 Å. Judging from a computed molecular length using MM2 energy minimization and PM3 geometry optimization ͑20.99 Å͒ of 4T-TMS molecule, the tilt angle relative to the substrate surface of 74°is estimated. This result suggests that solution-sheared 4T-TMS molecules have highly favorable molecular orientations for charge carrier transport between source and drain. 25 The electrical characteristics of our devices were measured using a Keithley 4200-SCS semiconductor parameter analyzer in ambient conditions. Significant device parameters are extracted based on Eq. ͑1͒:
where I DS is the drain current, sat the effective field-effect mobility in the saturation region, C i the gate dielectric capacitance per unit area ͑here the ideal turn-on/threshold voltage can be attributed to a good alignment between the work function of PEDOT:PSS, the highest occupied molecular orbital and Fermi level of 4T-TMS, and the dipole moment induced by PBTS SAM. The PEDOT:PSS film not only acts as a buffer layer avoiding detrimental indium diffusion from ITO to the polymeric dielectrics in our SPOFETs, it also reduces the threshold voltage of the transistors by ⌬V t = 0.4-0.5 V per its higher work function ͑5.2-5.3 eV͒ ͑Ref. 26͒ than that of ITO ͑4.8 eV͒.
Significantly, at an operating bias of Ϫ1.5 V, our device exhibits ͑1͒ a field-effect mobility up to 0.22 cm 2 / V s, correlating well with the highly crystalline film and efficient microstructure for charge transport as discussed above, ͑2͒ an on/off ratio over 5 ϫ 10 4 , reaffirming the effectiveness of the bilayer PVP-EAD dielectric structure on control of leakage and off current, and ͑3͒ a subthreshold slope ͓S = ‫͑ץ‬log I DS ͒ / ‫ץ‬V GS ͔ of ϳ80 mV/ decade. This is the lowest subthreshold slope reported for flexible organic transistors and close to the theoretical limit of ln 10ϫ kT / q =60 mV/ decade at room temperature. Previously, Klauk et al. 27 and Cho et al. 14 demonstrated flexible OFETs with state-of-the-art subthreshold slope down to 100-140 mV/ decade, either based on SAM dielectrics on oxidized aluminum/silicon 27 or ion-gel dielectrics. 14 Our work here represents a different approach based on polymeric dielectrics to achieve exceptional subthreshold characteristics for flexible OFETs. It has been shown that the transfer characteristics of organic transistors are largely influenced by interface and bulk traps which lead to degradation of the subthreshold slope. 16 Assuming roughly that the density of deep bulk trap states N bs and interface trap states N is is independent of energy, we can estimate the maximum N bs and N is to be ϳ3 ϫ 10 15 
where q is the elementary charge, k is the Boltzmann constant, T is the temperature, and s is the semiconductor dielectric constant ͑here set to 3 for a simple oligothiophene 29 ͒. As compared to typical one-order higher interface/bulk trap densities in OFETs, 16 these results indicate excellent dielectric-semiconductor interface quality for our devices based on the PBTS-modified PVP-EAD dielectric, and a very low trap density in the solution-sheared 4T-TMS films.
For higher driving current applications, we further investigated the electrical characteristics of our devices at different operating voltages ͑i.e., initial V DS for I DS -V GS test͒. It is not surprising that the subthreshold slope increases slightly and on/off ratio degrades with the operating voltage ͓see Fig.  3͑d͔͒ , due to the use of a common gate structure as illustrated in Fig. 1͑a͒ . A relatively large overlap capacitor between the drain/source and gate contributes leakage to the off current which increases exponentially with the applied electric field, while the on current changes approximately in a square law. We anticipate an improved operating-bias dependence of the subthreshold characteristics by patterning the gate and further optimization of the polymer dielectric properties. 
